fix up chunk

This commit is contained in:
Xelus22 2025-05-16 20:55:37 +10:00
parent 2fb81fc8cd
commit 5777f3108e
22 changed files with 24 additions and 24 deletions

View File

@ -65,7 +65,7 @@
#endif
#define IS31FL3729_PWM_REGISTERS_PER_CHUNK 13
#define IS31FL3729_CHUNK_COUNT (IS31FL3729_PWM_REGISTER_COUNT / IS31FL3729_PWM_REGISTERS_PER_CHUNK)
#define IS31FL3729_CHUNK_COUNT ((IS31FL3729_PWM_REGISTER_COUNT + IS31FL3729_PWM_REGISTERS_PER_CHUNK - 1) / IS31FL3729_PWM_REGISTERS_PER_CHUNK)
const uint8_t i2c_addresses[IS31FL3729_DRIVER_COUNT] = {
IS31FL3729_I2C_ADDRESS_1,

View File

@ -65,7 +65,7 @@
#endif
#define IS31FL3729_PWM_REGISTERS_PER_CHUNK 13
#define IS31FL3729_CHUNK_COUNT (IS31FL3729_PWM_REGISTER_COUNT / IS31FL3729_PWM_REGISTERS_PER_CHUNK)
#define IS31FL3729_CHUNK_COUNT ((IS31FL3729_PWM_REGISTER_COUNT + IS31FL3729_PWM_REGISTERS_PER_CHUNK - 1) / IS31FL3729_PWM_REGISTERS_PER_CHUNK)
const uint8_t i2c_addresses[IS31FL3729_DRIVER_COUNT] = {
IS31FL3729_I2C_ADDRESS_1,

View File

@ -34,7 +34,7 @@
#endif
#define IS31FL3731_PWM_REGISTERS_PER_CHUNK 16
#define IS31FL3731_CHUNK_COUNT (IS31FL3731_PWM_REGISTER_COUNT / IS31FL3731_PWM_REGISTERS_PER_CHUNK)
#define IS31FL3731_CHUNK_COUNT ((IS31FL3731_PWM_REGISTER_COUNT + IS31FL3731_PWM_REGISTERS_PER_CHUNK - 1) / IS31FL3731_PWM_REGISTERS_PER_CHUNK)
const uint8_t i2c_addresses[IS31FL3731_DRIVER_COUNT] = {
IS31FL3731_I2C_ADDRESS_1,

View File

@ -33,7 +33,7 @@
#endif
#define IS31FL3731_PWM_REGISTERS_PER_CHUNK 16
#define IS31FL3731_CHUNK_COUNT (IS31FL3731_PWM_REGISTER_COUNT / IS31FL3731_PWM_REGISTERS_PER_CHUNK)
#define IS31FL3731_CHUNK_COUNT ((IS31FL3731_PWM_REGISTER_COUNT + IS31FL3731_PWM_REGISTERS_PER_CHUNK - 1) / IS31FL3731_PWM_REGISTERS_PER_CHUNK)
const uint8_t i2c_addresses[IS31FL3731_DRIVER_COUNT] = {
IS31FL3731_I2C_ADDRESS_1,

View File

@ -64,7 +64,7 @@
#endif
#define IS31FL3733_PWM_REGISTERS_PER_CHUNK 16
#define IS31FL3733_CHUNK_COUNT (IS31FL3733_PWM_REGISTER_COUNT / IS31FL3733_PWM_REGISTERS_PER_CHUNK)
#define IS31FL3733_CHUNK_COUNT ((IS31FL3733_PWM_REGISTER_COUNT + IS31FL3733_PWM_REGISTERS_PER_CHUNK - 1) / IS31FL3733_PWM_REGISTERS_PER_CHUNK)
const uint8_t i2c_addresses[IS31FL3733_DRIVER_COUNT] = {
IS31FL3733_I2C_ADDRESS_1,

View File

@ -63,7 +63,7 @@
#endif
#define IS31FL3733_PWM_REGISTERS_PER_CHUNK 16
#define IS31FL3733_CHUNK_COUNT (IS31FL3733_PWM_REGISTER_COUNT / IS31FL3733_PWM_REGISTERS_PER_CHUNK)
#define IS31FL3733_CHUNK_COUNT ((IS31FL3733_PWM_REGISTER_COUNT + IS31FL3733_PWM_REGISTERS_PER_CHUNK - 1) / IS31FL3733_PWM_REGISTERS_PER_CHUNK)
const uint8_t i2c_addresses[IS31FL3733_DRIVER_COUNT] = {
IS31FL3733_I2C_ADDRESS_1,

View File

@ -48,7 +48,7 @@
#endif
#define IS31FL3736_PWM_REGISTERS_PER_CHUNK 16
#define IS31FL3736_CHUNK_COUNT (IS31FL3736_PWM_REGISTER_COUNT / IS31FL3736_PWM_REGISTERS_PER_CHUNK)
#define IS31FL3736_CHUNK_COUNT ((IS31FL3736_PWM_REGISTER_COUNT + IS31FL3736_PWM_REGISTERS_PER_CHUNK - 1) / IS31FL3736_PWM_REGISTERS_PER_CHUNK)
const uint8_t i2c_addresses[IS31FL3736_DRIVER_COUNT] = {
IS31FL3736_I2C_ADDRESS_1,

View File

@ -48,7 +48,7 @@
#endif
#define IS31FL3736_PWM_REGISTERS_PER_CHUNK 16
#define IS31FL3736_CHUNK_COUNT (IS31FL3736_PWM_REGISTER_COUNT / IS31FL3736_PWM_REGISTERS_PER_CHUNK)
#define IS31FL3736_CHUNK_COUNT ((IS31FL3736_PWM_REGISTER_COUNT + IS31FL3736_PWM_REGISTERS_PER_CHUNK - 1) / IS31FL3736_PWM_REGISTERS_PER_CHUNK)
const uint8_t i2c_addresses[IS31FL3736_DRIVER_COUNT] = {
IS31FL3736_I2C_ADDRESS_1,

View File

@ -50,7 +50,7 @@
#endif
#define IS31FL3737_PWM_REGISTERS_PER_CHUNK 16
#define IS31FL3737_CHUNK_COUNT (IS31FL3737_PWM_REGISTER_COUNT / IS31FL3737_PWM_REGISTERS_PER_CHUNK)
#define IS31FL3737_CHUNK_COUNT ((IS31FL3737_PWM_REGISTER_COUNT + IS31FL3737_PWM_REGISTERS_PER_CHUNK - 1) / IS31FL3737_PWM_REGISTERS_PER_CHUNK)
const uint8_t i2c_addresses[IS31FL3737_DRIVER_COUNT] = {
IS31FL3737_I2C_ADDRESS_1,

View File

@ -50,7 +50,7 @@
#endif
#define IS31FL3737_PWM_REGISTERS_PER_CHUNK 16
#define IS31FL3737_CHUNK_COUNT (IS31FL3737_PWM_REGISTER_COUNT / IS31FL3737_PWM_REGISTERS_PER_CHUNK)
#define IS31FL3737_CHUNK_COUNT ((IS31FL3737_PWM_REGISTER_COUNT + IS31FL3737_PWM_REGISTERS_PER_CHUNK - 1) / IS31FL3737_PWM_REGISTERS_PER_CHUNK)
const uint8_t i2c_addresses[IS31FL3737_DRIVER_COUNT] = {
IS31FL3737_I2C_ADDRESS_1,

View File

@ -57,8 +57,8 @@
#define IS31FL3741_PWM_0_REGISTERS_PER_CHUNK 30
#define IS31FL3741_PWM_1_REGISTERS_PER_CHUNK 19
#define IS31FL3741_PAGE_0_CHUNK_COUNT (IS31FL3741_PWM_0_REGISTER_COUNT / IS31FL3741_PWM_0_REGISTERS_PER_CHUNK)
#define IS31FL3741_PAGE_1_CHUNK_COUNT (IS31FL3741_PWM_1_REGISTER_COUNT / IS31FL3741_PWM_1_REGISTERS_PER_CHUNK)
#define IS31FL3741_PAGE_0_CHUNK_COUNT ((IS31FL3741_PWM_0_REGISTER_COUNT + IS31FL3741_PWM_0_REGISTERS_PER_CHUNK - 1) / IS31FL3741_PWM_0_REGISTERS_PER_CHUNK)
#define IS31FL3741_PAGE_1_CHUNK_COUNT ((IS31FL3741_PWM_1_REGISTER_COUNT + IS31FL3741_PWM_1_REGISTERS_PER_CHUNK - 1) / IS31FL3741_PWM_1_REGISTERS_PER_CHUNK)
const uint8_t i2c_addresses[IS31FL3741_DRIVER_COUNT] = {
IS31FL3741_I2C_ADDRESS_1,

View File

@ -57,8 +57,8 @@
#define IS31FL3741_PWM_0_REGISTERS_PER_CHUNK 30
#define IS31FL3741_PWM_1_REGISTERS_PER_CHUNK 19
#define IS31FL3741_PAGE_0_CHUNK_COUNT (IS31FL3741_PWM_0_REGISTER_COUNT / IS31FL3741_PWM_0_REGISTERS_PER_CHUNK)
#define IS31FL3741_PAGE_1_CHUNK_COUNT (IS31FL3741_PWM_1_REGISTER_COUNT / IS31FL3741_PWM_1_REGISTERS_PER_CHUNK)
#define IS31FL3741_PAGE_0_CHUNK_COUNT ((IS31FL3741_PWM_0_REGISTER_COUNT + IS31FL3741_PWM_0_REGISTERS_PER_CHUNK - 1) / IS31FL3741_PWM_0_REGISTERS_PER_CHUNK)
#define IS31FL3741_PAGE_1_CHUNK_COUNT ((IS31FL3741_PWM_1_REGISTER_COUNT + IS31FL3741_PWM_1_REGISTERS_PER_CHUNK - 1) / IS31FL3741_PWM_1_REGISTERS_PER_CHUNK)
const uint8_t i2c_addresses[IS31FL3741_DRIVER_COUNT] = {
IS31FL3741_I2C_ADDRESS_1,

View File

@ -55,7 +55,7 @@
#endif
#define IS31FL3742A_PWM_REGISTERS_PER_CHUNK 30
#define IS31FL3742A_CHUNK_COUNT (IS31FL3742A_PWM_REGISTER_COUNT / IS31FL3742A_PWM_REGISTERS_PER_CHUNK)
#define IS31FL3742A_CHUNK_COUNT ((IS31FL3742A_PWM_REGISTER_COUNT + IS31FL3742A_PWM_REGISTERS_PER_CHUNK - 1) / IS31FL3742A_PWM_REGISTERS_PER_CHUNK)
const uint8_t i2c_addresses[IS31FL3742A_DRIVER_COUNT] = {
IS31FL3742A_I2C_ADDRESS_1,

View File

@ -55,7 +55,7 @@
#endif
#define IS31FL3742A_PWM_REGISTERS_PER_CHUNK 30
#define IS31FL3742A_CHUNK_COUNT (IS31FL3742A_PWM_REGISTER_COUNT / IS31FL3742A_PWM_REGISTERS_PER_CHUNK)
#define IS31FL3742A_CHUNK_COUNT ((IS31FL3742A_PWM_REGISTER_COUNT + IS31FL3742A_PWM_REGISTERS_PER_CHUNK - 1) / IS31FL3742A_PWM_REGISTERS_PER_CHUNK)
const uint8_t i2c_addresses[IS31FL3742A_DRIVER_COUNT] = {
IS31FL3742A_I2C_ADDRESS_1,

View File

@ -64,7 +64,7 @@
#endif
#define IS31FL3743A_PWM_REGISTERS_PER_CHUNK 18
#define IS31FL3743A_CHUNK_COUNT (IS31FL3743A_PWM_REGISTER_COUNT / IS31FL3743A_PWM_REGISTERS_PER_CHUNK)
#define IS31FL3743A_CHUNK_COUNT ((IS31FL3743A_PWM_REGISTER_COUNT + IS31FL3743A_PWM_REGISTERS_PER_CHUNK - 1) / IS31FL3743A_PWM_REGISTERS_PER_CHUNK)
const uint8_t i2c_addresses[IS31FL3743A_DRIVER_COUNT] = {
IS31FL3743A_I2C_ADDRESS_1,

View File

@ -64,7 +64,7 @@
#endif
#define IS31FL3743A_PWM_REGISTERS_PER_CHUNK 18
#define IS31FL3743A_CHUNK_COUNT (IS31FL3743A_PWM_REGISTER_COUNT / IS31FL3743A_PWM_REGISTERS_PER_CHUNK)
#define IS31FL3743A_CHUNK_COUNT ((IS31FL3743A_PWM_REGISTER_COUNT + IS31FL3743A_PWM_REGISTERS_PER_CHUNK - 1) / IS31FL3743A_PWM_REGISTERS_PER_CHUNK)
const uint8_t i2c_addresses[IS31FL3743A_DRIVER_COUNT] = {
IS31FL3743A_I2C_ADDRESS_1,

View File

@ -64,7 +64,7 @@
#endif
#define IS31FL3745_PWM_REGISTERS_PER_CHUNK 18
#define IS31FL3745_CHUNK_COUNT (IS31FL3745_PWM_REGISTER_COUNT / IS31FL3745_PWM_REGISTERS_PER_CHUNK)
#define IS31FL3745_CHUNK_COUNT ((IS31FL3745_PWM_REGISTER_COUNT + IS31FL3745_PWM_REGISTERS_PER_CHUNK - 1) / IS31FL3745_PWM_REGISTERS_PER_CHUNK)
const uint8_t i2c_addresses[IS31FL3745_DRIVER_COUNT] = {
IS31FL3745_I2C_ADDRESS_1,

View File

@ -64,7 +64,7 @@
#endif
#define IS31FL3745_PWM_REGISTERS_PER_CHUNK 18
#define IS31FL3745_CHUNK_COUNT (IS31FL3745_PWM_REGISTER_COUNT / IS31FL3745_PWM_REGISTERS_PER_CHUNK)
#define IS31FL3745_CHUNK_COUNT ((IS31FL3745_PWM_REGISTER_COUNT + IS31FL3745_PWM_REGISTERS_PER_CHUNK - 1) / IS31FL3745_PWM_REGISTERS_PER_CHUNK)
const uint8_t i2c_addresses[IS31FL3745_DRIVER_COUNT] = {
IS31FL3745_I2C_ADDRESS_1,

View File

@ -55,7 +55,7 @@
#endif
#define IS31FL3746A_PWM_REGISTERS_PER_CHUNK 18
#define IS31FL3746A_CHUNK_COUNT (IS31FL3746A_PWM_REGISTER_COUNT / IS31FL3746A_PWM_REGISTERS_PER_CHUNK)
#define IS31FL3746A_CHUNK_COUNT ((IS31FL3746A_PWM_REGISTER_COUNT + IS31FL3746A_PWM_REGISTERS_PER_CHUNK - 1) / IS31FL3746A_PWM_REGISTERS_PER_CHUNK)
const uint8_t i2c_addresses[IS31FL3746A_DRIVER_COUNT] = {
IS31FL3746A_I2C_ADDRESS_1,

View File

@ -55,7 +55,7 @@
#endif
#define IS31FL3746A_PWM_REGISTERS_PER_CHUNK 18
#define IS31FL3746A_CHUNK_COUNT (IS31FL3746A_PWM_REGISTER_COUNT / IS31FL3746A_PWM_REGISTERS_PER_CHUNK)
#define IS31FL3746A_CHUNK_COUNT ((IS31FL3746A_PWM_REGISTER_COUNT + IS31FL3746A_PWM_REGISTERS_PER_CHUNK - 1) / IS31FL3746A_PWM_REGISTERS_PER_CHUNK)
const uint8_t i2c_addresses[IS31FL3746A_DRIVER_COUNT] = {
IS31FL3746A_I2C_ADDRESS_1,

View File

@ -39,7 +39,7 @@
#endif
#define SNLED27351_PWM_REGISTERS_PER_CHUNK 16
#define SNLED27351_CHUNK_COUNT (SNLED27351_PWM_REGISTER_COUNT / SNLED27351_PWM_REGISTERS_PER_CHUNK)
#define SNLED27351_CHUNK_COUNT ((SNLED27351_PWM_REGISTER_COUNT + SNLED27351_PWM_REGISTERS_PER_CHUNK - 1) / SNLED27351_PWM_REGISTERS_PER_CHUNK)
const uint8_t i2c_addresses[SNLED27351_DRIVER_COUNT] = {
SNLED27351_I2C_ADDRESS_1,

View File

@ -39,7 +39,7 @@
#endif
#define SNLED27351_PWM_REGISTERS_PER_CHUNK 16
#define SNLED27351_CHUNK_COUNT (SNLED27351_PWM_REGISTER_COUNT / SNLED27351_PWM_REGISTERS_PER_CHUNK)
#define SNLED27351_CHUNK_COUNT ((SNLED27351_PWM_REGISTER_COUNT + SNLED27351_PWM_REGISTERS_PER_CHUNK - 1) / SNLED27351_PWM_REGISTERS_PER_CHUNK)
const uint8_t i2c_addresses[SNLED27351_DRIVER_COUNT] = {
SNLED27351_I2C_ADDRESS_1,